
Micrel, Inc.
KSZ8841-PMQL
October 2007
57
M9999-100407-1.5
PHY 1 PHYID High Register (Offset 0x04D6): PHY1IHR
This register contains the PHY ID (high) for the chip function.
Bit
Default
R/W
Description
15-0
0x0022
RO
PHYID high
High order PHYID bits
PHY 1 Auto-Negotiation Advertisement Register (Offset 0x04D8): P1ANAR
This register contains the auto-negotiation advertisement for the chip function.
Bit
Default
R/W
Description
Is the Same as
15
0
RO
Next page
NOT SUPPORTED
14
0
RO
Reserved
13
0
RO
Remote fault
NOT SUPPORTED
12-11
0
RO
Reserved
10
1
RW
Pause (follow control capability)
1 = Advertise pause ability
0 = Do not advertise pause ability
P1CR4, bit 4
9
0
RW
Reserved
8
1
RW
Adv 100 Full
1 = Advertise 100 full duplex ability
0 = Do not advertise 100 full duplex ability
P1CR4, bit 3
7
1
RW
Adv 100 Half
1 = Advertise 100 half duplex ability
0 = Do not advertise 100 half duplex ability
P1CR4, bit 2
6
1
RW
Adv 10 Full
1 = Advertise 10 full duplex ability
0 = Do not advertise 10 full duplex ability
P1CR4, bit 1
5
1
RW
Adv 10 Half
1 = Advertise 10 half duplex ability
0 = Do not advertise 10 half duplex ability
P1CR4, bit 0
4-0
0_0001
RO
Selector field
802.3
PHY 1 Auto-Negotiation Link Partner Ability Register (Offset 0x04DA): P1ANLPR
This register contains the auto-negotiation link partner ability for the chip function.
Bit
Default
R/W
Description
Is the Same as
15
0
RO
Next page
NOT SUPPORTED
14
0
RO
LP ACK
NOT SUPPORTED
13
0
RO
Remote fault
NOT SUPPORTED
12-11
0
RO
Reserved